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[57] ABSTRACT
Full-wave modulator-demodulator apparatus including
an operational amplifier having a first input terminal
coupled to a circuit input terminal, and a second input
terminal alternately coupled to the circuit input termi-
nal and a circuit ground by a switching circuit respon-
sive to a phase reference signal whereby the opera-
tional amplifier is alternately switched between a non-
inverting mode and an inverting mode. The switching
circuit includes three field-effect transistors opera-
lively associated to provide the desired switching func-
tion in response to an alternating reference signal of
the same frequency as an AC input signal applied to
the circuit input terminal.
4 Claims, 4 Drawing Figures
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* FULL-WAVE MOP ULATOR-DEMODULATOR setting required, and DC drift is as good as that of the
AMPLIFIER APPARATUS operational amplifier used.
The invention described herein was made by an em- THE r»
ployee of the United States Government and may be IN THE DRAWINGS
manufactured and used by or for the Government for 5 FIG. 1 is a schematic diagram illustrating a full-wave
governmental purposes without the payment of any modulator-demodulator amplifier in accordance with
royalties thereon or therefor. the present invention.
BACKGROUND OF THE INVENTION /J° 2 is a schematic diagram illustrating operation
of the circuit shown in FIG. 1 when in the noninverting
1. Field of the Invention 10 mode.
The present invention relates generally to amplifying FIG. 3 is a schematic diagram illustrating operation
devices and more particularly to novel solid state full-
 of the circuit shown in FIG. 1 when operated in the in-
wave modulator-demodulator amplifier apparatus for verting mode.
generating a rectified (demodulated) output signal pro- FIG. 4 is a timing diagram illustrating operation of
portional to a periodic fixed frequency, variable ampli- IS the present invention,
tude AC input signal.
2. Description of the Prior Art DETAILED DESCRIPTION OF A PREFERRED
Heretofore, various forms of gated diode bridge de- EMBODIMENT
modulator amplifiers have been the most popular prior Referring now to FIG. I of the drawings, an opera-
art devices for performing the function generally re- 20
 tiona, amplifler 10 is shown having its inverting input
ferred to as phase reference demodulation or synchro- terminal 12 coupled to a circuit input terminal 14 (cir-
nous demodulation. These as well as other prior art de-
 cuit terminal) through a lOOkn resistor 16 and its non-
vices, however, require the use of transformers and are inverting input terminal 17 alternately coupled to ter-
therefore not readily adaptable for use in systems using
 minal 14 and a first source of reference potential or cir-
modern microelectronic packaging techniques. Fur- 25
 cuit ground 19 by a switching circuit 18. The output of
thermore, the transformers are known to exhibit one of
 amplifier 10 is coupled to an output terminal 20. A
the poorest reliability histories of any single amplifier ,ookn resjstor 22 provides a feedback path between
demodulator component, are relatively large, and are
 t tennina] 2fl Md ]ifier jn t tennina] 12 via
very troublesome from the standpoint of electrical
 a 10kn gam control potentiometer 24 which may alter-
no.se p,ckuP and spunous signal generafon. In add,- 30 ^ ^ .^^ ^ ,n ^  illustrated preferred em-
tion to poor no.se and distortion characteristics the
 bodiment a Mode| A74, operational arnp,ifler manu-
electncal power consumption of the circuitry used in
 factured b p^cMd Semiconductor of Mountain
most prior art devices ,s relatively high and it has been
 y California was utilized,
difficult to make use of simple resistor and capacitor
 0 .* .. . . ._ . . .
t . . . .u u u-ri r.i_ is Switching circuit 18 acts as a pulse responsive dou-components to obtain .the necessary phase shifts of the •" .. .. 6. , , ..... ,. . , ,-
f
 r
 -'. •• .-.. . . • > j . . ble-throw single-pole switch for alternately coupling
reference signal. Moreover, input impedance has been ,._ . * • , .- • , ... * *
. . . . . , 1 . • j i • i u- u amplifier input terminal 17 to terminal 14 and ground
relatively low and output impedance relatively high; . « . . , _ • . ... , • . .
.. -. r . u . ' u - u - ^ - j *"• and includes three switching elements in the formthe opposite of that which is desired. / .«• u «, - ™~~ , »^ -»« . ...» ~.vv
 of field-effect transistors (FETs) 26, 28 and 30. The
SUMMARY OF THE PRESENT INVENTION 40 drain 27 of FET 26 is coupled to a -12 volt negative
It is therefore an object of the present invention to b«" «°uree <!?1c°nd *>"«* ofpotential) at terminal 32
provide a novel solid state full-wave modulator- through a 120WI resistor 34 and to the gate 29 of FET
demodulator amplifier which is not subject to the prior 28' The source 31 of FET 26 IS couPled to circuit
art disadvantages pointed out above. ground 19' The drain 33 of FET 28 is connected to ter-
In accordance with the present invention, a chopper 45 minal 14 and its source 35 is connected to the nonin-
circuit driven by a pulsed reference signal is used to al- Vertm6 mPut 17 of operational amplifier 10 at node 37.
ternately switch an operational amplifier from a nonin- T"6 drain 38 of FET 3° is also connected to node 37
verting mode to an inverting mode of operation during and its ^^^ 39 is connected to circuit ground 19. The
alternate half-cycles of a fixed-frequency AC input sig- gate electrodes 40 and 41 respectively, of FET 26 and
nal so that the output signal generated thereby is in the 50 FET 30 are coupled to a phase reference input terminal
form of a full-wave rectified DC signal. Consequently, 42- THe substrate (active bulk) of the enhancement
the output signal waveform for each half-cycle is an mo,de p-«hannel MOS FETs 26, 28 and 30 are biased
exact duplicate of the corresponding input signal wave- to +12 volts by a source connected to terminal 43. In
form, except that alternate half-cycles are of inverted the preferred embodiment, the integrated circuit chop-
polarity as determined by the phase relationship be- Per device 18 was an MEM2008 series-shunt chopper
tween the reference signal and the input signal. manufactured by the General Instrument Corp. of
Among the advantages of the present invention are Hicksville, N.Y.
that the output is highly linear, electrical power con- In operation with a fixed-frequency AC input signal
sumption is substantially lower than in prior art cir- A, such as shown in FIG. 4, applied to terminal 14 and
cuits, the required phase reference signal power is ex- a pulse phase reference signal B, such as shown in FIG.
tremely low, and the circuit input impedance is high 4, of like frequency applied to reference terminal 42,
while the output impedance is very low. The apparatus the o'utput signal C developed at output terminal 20
is capable of linear performance over a voltage range will be a full-wave rectified version of the input signal
of about one microvolt to several volts and is particu-
 6J applied to terminal 14. The output signal waveform for
larly suited to utilization in the low microvolt and high each half-cycle of the output signal is an exact dupli-
nanovolt ranges. DC offset or bias is completely con- cate of the corresponding half-cycle waveform of the
(reliable and can be set to zero with no subsequent re- input signal for input signals of from one microvolt to
3,783,399
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several volts since the operation of the circuit over this
range is highly linear.
To further describe the operation of the embodiment
shown in FIG. 1, assume an instantaneous input signal
of .+5 volts is applied to terminal 14 and a zero poten-
tial reference signal is applied to reference terminal 42
to bias the gate 40 of FET 26 at zero volts with respect
to the source 31. This will leave the p-channel region
depleted of positive carriers and cause FET 26 to be
nonconductive. With FET 26 nonconductive, the gate
of FET 28 is raised to —12 volts thereby inducing posi-
tive carriers into the channel region to render FET 28
conductive to couple input 17 of amplifier 10 to termi-
nal 14. Since the zero volt input reference signal is also
applied to gate 41, FET 30 will be biased nonconduc- 15
live thereby isolating amplifier input 17 from circuit
ground 19. This configuration is functionally illustrated
in FIG. 2 by the double-throw single-pole switch S in
contact with the switch terminal T,, so as to connect
amplifier input 17 to terminal 14. Amplifier 10 is thus 20
connected in a noninverting mode and will develop a
+5 volt output signal at terminal 20.
Alternately, with a —10 volt input signal applied to
reference terminal 42, FET 26 will be biased conduc-
tive pulling the gate 29 of FET 28 to circuit ground 25
thereby rendering FET 28 nonconductive to isolate
amplifier input 17 from terminal 14. However, the —10
volt reference signal is also applied to the gate 41 of
FET 30 causing it to conduct and couple amplifier
input 17 to circuit ground 19. As indicated by switch 30
S contacting terminal T2 in FIG. 3, amplifier 10 is now
connected in its inverting mode and will develop a po-
tential at output terminal 20 which is equal but oppo-
site in polarity to the input signal applied at terminal 14
so that the potential at input 12 is equivalent to that at
input 17 (0 volts). Thus, as illustrated in FIG. 4, with
both an input signal A of fixed frequency but variable
amplitude applied to terminal 14 and a pulse phase ref-
erence input B applied to reference terminal 42, a full-
wave rectified output signal C will be developed at out-
put terminal 20 which can be filtered to provide the
corresponding DC output signal D.
The circuit can also be made to function as a modula-
tor by simple modification of the illustrated configura-
tion and can also be used as a voltage-controlled signal
polarity reverser without modification other than the
use of a DC reference signal rather than the illustrated
pulse signal. The inverted as well as the noninverted
output signals are generated with a very high degree of
purity, i.e., very little or negligible distortion. The pres-
ent invention utilizes microcircuit techniques to pro-
vide an easily packaged general purpose device which
can be used to perform a function or functions hereto-
fore not otherwise available.
Although the preferred embodiment has been illus-
trated with reference to specific components, it is to be
understood that the invention is not limited to such em-
bodiments and discrete as well as integrated semicon-
ductors and n-channel as well as p-channel FETs may
be utilized. Moreover, other operational amplifiers, re-
sistor values and voltage levels may also be utilized. Ac-
cordingly, the appended claims.are intended to cover
all alterations and modifications which fall within the
true spirit and scope of the invention.
What is claimed is:
1. Full-wave modulator-demodulator amplifier appa-
ratus comprising:
an operational amplifier having an inverting input*"
terminal, a non-inverting input terminal, and an
output terminal;
an a-c signal input terminal;
means for coupling said a-c signal input terminal to
said inverting input terminal;
a feedback circuit coupled between said output ter-
minal ans said inverting input terminal;
switching means coupled between said a-c signal
input terminal and said non-inverting input termi-
nal for alternately connecting said terminals to-
gether and grounding said non-inverting terminal
whereby the a-c signal imposed on said signal input
terminal is full-wave rectified;
said switching means having a switching rate which
coincides with the frequency of said input a-c sig-
nal;
said switching means comprising:
a source of potential;
a first field-effect transistor having a gate coupled to
said source of potential, a drain coupled to said sig-
nal input terminal, and a source coupled to said
non-inverting input terminal;
a phase reference signal source;
a second field-effect transistor having a drain cou-
pled to said gate of said first transistor, a gate cou-
pled to said phase reference signal source, and a
source which is grounded;
a third field-effect transistor having a gate coupled to
said phase reference signal source, a drain coupled
to said source of said first transistor, and a source
coupled to said source of said transistor; and
means for biasing the substrate of each of said tran-
sistors.
2. Apparatus as described in claim 1 wherein said .
35 switching means is of the double-throw single-pole vari-
ety and the switching rate is controlled by the oscilla-
tions of a square-wave signal.
3. Full-wave modulator-demodulator amplifier appa-
ratus comprising:
an operational amplifier having an inverting input
terminal, a non-inverting input terminal and an
output terminal;
an a-c signal input terminal;
means for coupling said signal input terminal to said
inverting input terminal;
feedback means for feeding the signal at said output
terminal to said inverting input terminal;
a voltage source;
a first field-effect transistor having a gate connected
to said voltage source, a drain connected to said
signal input terminal, and a source connected to
said non-inverting input terminal;
a phase reference signal source;
a second field-effect transistor having a gate con-
nected to said phase reference signal source, a
drain connected to said gate of said first field-effect
transistor; and a source which is grounded;
a third field-effect transistor having a gate connected
to said phase reference signal source, a drain con-
nected to said source of said first transistor, and a
source connected to said source of said second
transistor; and
means for biasing the substrate of each of said tran-
sistors.
4. Apparatus as described in claim 3 wherein said
65 phase reference signal is a square wave and the oscilla-
tions of said square wave coincide with the oscillations
of said a-c input signal.
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